• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 34 subscribers
  • Views 82 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83869EVM: 100BASE-TX and SGMII settings with DP83869EVM

ttd
Mastermind 9275 points

Part Number: DP83869EVM
Other Parts Discussed in Thread: DP83869

Dear Technical Support Team,

I am planning to set up this configuration.

100BASE-TX (4B5B) ⇒ DP83869EVM ⇒ SGMII connected via SMA cable
⇒ FPGA, etc.

Q1
Could you please provide step-by-step instructions for configuring the EVM?

Q2
If the DP83869 is configured for SGMII, will the SGMII be 8b/10b?
I couldn’t find this information in the datasheet, but according to the SGMII standard, both the DP83869 and the FPGA should communicate with each other using 8b/10b. 

Best Regards,

ttd

  • 0
    TI__Guru**** 189101 points

    TTD

    Q1, could you please provide step-by-step instructions for configuring the EVM?

    You can use the attached schematic checklist to configure the DP83869 as shown below.

    8204.snlr051c.zip

    Q2
    If the DP83869 is configured for SGMII, will the SGMII be 8b/10b?
    I couldn’t find this information in the datasheet, but according to the SGMII standard, both the DP83869 and the FPGA should communicate with each other using 8b/10b. 

    This is covered under the SGMII spec and therefore not in the DP83869 datasheet. But SGMII encoding is 8b/10b.

    Thanks

    David