This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83826AI: Questions of LED0/Strap2 pin and CEXT pin.

Part Number: DP83826AI

Hi,
We have two questions of DP83826AI.

On LED0/Strap2 pins, Default value is different between Enhanced mode and Basic mode.
Depend on mode, Internal Pull-up/down resister is changed. Is it correct?

According to the datasheet, CEXT pin is connected with 2nF capacitor.  However, 0.1uF is connected with CEXT pin on EVM.  Could you please let us know which value of capacitor is required on CEXT pin?

Please advise us.

Thanks and best regards,
M.Hattori.

  • Hi Hattori-san,

    • The internal pull up/down resistor is not changed according to mode selection. In basic mode, the LED0 polarity behaves as active love. In enhanced mode, LED0 polarity is auto-detected according to the pull-up or pull-down.
    • We generally advise following the datasheet recommendation for this capacitor.

    Best regards,

    Greg

  • Greg-san,

    Thank you for your support.

    On BASIC mode, LED0 pin is PU for Reset condition.  But, on ENHANCED mode, LED0 pin is PD for Reset condition.  So intenral pull is different from PU(pulll-up) for Basic mode to PD(pull-doiwn) for ENHANCED mode.   My understanding is ATE test is chnaged PU/PD depend on Mode.  Is it correct?  Please advise us.

    Best regards,
    M.Hattori.

  • Hi Hattori-san,

    Maybe i do not understand the question. In Basic mode, the LED0 polarity is active low. In Enhanced Mode, the LED0 polarity is automatically determined to be either active high or active low according to the presence of an external pull-up or pull-down. 

    Best regards,

    Greg