• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 35 subscribers
  • Views 88 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90LV048A: DS90LV048 Power Decoupling Recommendations

Antonio Girardi
Prodigy 50 points

Part Number: DS90LV048A
Other Parts Discussed in Thread: DS90LV047-48AEVM

 
 
 
 
I noticed that in the DS90LV048 datasheet, paragraph 11.1.1 Power Decoupling Recommendations states, "Use high-frequency ceramic (surface mount is recommended) 100nF and 1nF capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin." While the "DS90LV047-48AEVM Evaluation Board" only features the 100nF capacitor. Why? Can I ignore the 1nF capacitor in my designs, or are there conditions under which it becomes mandatory?
Thanks in advance,
Antonio
  • 0
    TI__Prodigy 150 points

    Hi Antonio,

    It's not entirely necessary to include both capacitors in parallel as one small value cap (around 100nF) is sufficient when trying to handle high frequency. As long as there's a higher value bypass cap at the power entry point (10uF+) to provide stable voltage to combat changes in current, then everything should be fine. Another option could be to dedicate space for both caps in parallel and have one or the other unpopulated when need be. I hope this answers your question.

    Best,

    Ethan