• State TI Thinks Resolved
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 20 views
  • Users 0 members are here
Support feedback
Options
Options
Related

SN65DSI83: SN65DSI83 Clock Range

Carsten Koeck
Prodigy 580 points

Part Number: SN65DSI83

Dear Interface Experts,

my customer wants to build a MIPI to LVDS bridge using SN65DSI83.

According to the datasheet the device can operate at Pixel clock values between 25MHz and 154MHz.

The display lock rate is between 6.5MHz and 80MHz depending on the size that varies between 4.3" and 10"

Question: Can the SN65DSI83 work at pixel clocks below 25MHz??

Looking forward for your feedback

Carsten

  • 0
    TI__Mastermind 29760 points

    Hi Carsten,

    The device only supports LVDS clock rates between 25 - 154 MHz. Therefore, this low clock frequency resolution would not be supported by this device.

    However, you could use the display at higher rates within the PCLK range if there are various resolutions supported by this display panel.

    Best regards,
    Ikram