• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 34 subscribers
  • Views 81 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83TG720R-Q1: Delay setting

Youhei Miyaoka
Expert 5795 points

Part Number: DP83TG720R-Q1

Hello team,

My customer would like to know how to adjust delay in DP83TG720R-Q1.

Currently they made PoC with Align mode, hence no delay in PHY side.

However during validation in their system, they need to adujt delay setting in PHY side. 

Could you tell me correct delay adjust procedure? In their understanding,

  1. adjust 430h DLL_TX_DELAY_CTRL_SL bit and DLL_RX_DELAY_CTRL_SL bit
  2. DLL_EN bit changes to 1

They also find similar function in 602h, so they are confusing now.

Regards,

Youhei MIYAOKA

  • 0
    TI__Mastermind 43088 points

    Hi Miyaoka-san,

    You referred to DLL_EN bit.  Searching through the datasheet, I didn't find "DLL_EN".  Are you referring to rx_clk_sel and tx_clk_sel fields in 602h?

    In general, I think your understanding is correct.

    1. Adjust DLL_TX_DELAY_CTRL_SL and DLL_RX_DELAY_CTRL_SL fields in 430h
    2. Set both rx_clk_sel and tx_clk_sel to '1' to enable the delayed RGMII clock.

    Thanks,

    Drew