DP83869EVM: DP83869EVM power sequence

Thierry HAUSER

Part Number: DP83869EVM
Other Parts Discussed in Thread: DP83869,

Hello,

Into the DP83869 datasheet there is a requirement on the power on sequence :

It seems that DP83869EVM have no mechanism to respect the t2 time max of 50ms.
What are the impact to not respect that ?
Ensure that Reset pin is maintain low release this constraint?
Thanks for your help.

12 days ago

0 Shane Hauser 11 days ago

TI__Mastermind 37385 points

Hi Thierry,

The EVM will power all rails at the same time. When you power all supplies together there are no sequencing requirements:

Let me know if you have further questions.

Best,

Shane

0 Thierry HAUSER 11 days ago in reply to Shane Hauser

Intellectual 460 points

Hello
thanks for your answer.
So due to the fact that t2 have no minimum value, I guess that it can arrive before VDDA2P5 & VDD1P1? (t2 negative).
Do you confirm this ?

+1 Shane Hauser 10 days ago in reply to Thierry HAUSER

TI__Mastermind 37385 points

Hi Thierry,

Yes that is correct. According to the datasheet, there is no minimum value of t2, implying it can be negative.

BEst,

Shane

Interface

Interface forum

DP83869EVM: DP83869EVM power sequence