• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 32 subscribers
  • Views 314 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DDR2 memory routing

Pavan Vora
Prodigy 30 points


Hi,

I have interfaced DDR2 with 15 bit address bus to MPU. My DDR controller works at 250MHz max.

Now, because of the space constraints,I have routed half of the address bus(8 bits) in internal layer which has ground as a reference plane whereas other half of the address bus(7 bits) has been routed in other internal layer which has a power as a rsaeference plane.

Anyone can comment / advise if this kind of routing of  DDR2 address bus will work or not?

Regards,

Pavan Vora

  • 0
    Mastermind 7395 points

    When I design my stackup, I always put two signal layers (X-Y) in a sandwich between two power layers. For sensitive signals, both power layers (if I can) are GND. If not, one of them is voltage, the other one is ground. Is your second group of addresses sandwiched between vcc and gnd, or only between two vcc layers (not recommended to do)?

    The biggest problem of VCC layers is that they are usually cut in several sections because of the many voltages present on today boards. So the return path for the current could be very problematic. The second problem with the VCC layers is that their connection to GND is via capacitors, further complicating the road of the return path.

    It is not to say that it won't work... but there are more chances for problems.

  • 0 in reply to Avi Chami1
    Prodigy 30 points

    Thanks Albert,

    Both the layers on which I have routed address bus are adjucent to eachother and both are sandwitched between Power and Ground layers. So, one of signal layers has reference as Ground and other has reference of Power plane. Further, for the address bus which has power plane as a reference, we are planing to give continuos copper plane over the routing.

    We are proceeding for post layout SI analysis expecting if any problem will be there then it will be caught during SI analysis.

    Regards,

    Pavan

     

     

  • 0 in reply to Pavan Vora
    Prodigy 30 points

     

    Thanks Albert,

    Both the layers on which I have routed address bus are adjucent to eachother and both are sandwitched between Power and Ground layers. So, one of signal layers has reference as Ground and other has reference of Power plane. Further, for the address bus which has power plane as a reference, we are planing to give continuos copper plane over the routing. Let me know if this is acceptable?

    Regards,

    Pavan