Hi,
There is an errata for the TL16C752B chip about the Rx timeout. Would this errata apply when FIFO is enabled, but DMA Mode is 0?
Errata:
1. Problem: The TL16C752B UART correctly generates a character timeout interrupt (if IER0 set) when the
serial input (RX) has gone quiescent (continuously high) for more than four character times. The problem is
that if a new character is received after the timeout, the interrupt will be cleared. The interrupt will be
generated again if another timeout occurs. This is an error because reading the RHR (RBR) should be the
only clearing mechanism for this interrupt.
Work Around: If software is responding to an asserted INT and a read of the IIR reports no active interrupt,
then assume it is caused by a new byte being received. Check the LSR; if LSR0 (DR) is set, read the RHR
and repeat.
Severity: Moderate
