Please explain the "Vc" ("Channel Clamp Voltage") in the electrical characteristics table. What node can reach "Vcc + 25V"? What voltages sum to get the "+25V"?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Please explain the "Vc" ("Channel Clamp Voltage") in the electrical characteristics table. What node can reach "Vcc + 25V"? What voltages sum to get the "+25V"?
Anyone of the four channels protected can reach Vcc+25V upon application of an ESD discharge of 15kV according human body model. That means, the applied 15kV will be clamped to Vcc+25V max. If Vcc = 3.3V, upon applying a 15kV ESD, the protected I/O will see 28.3V max.
This seems to contradict p5 section 5. (a) which states that IOx will be clamped to "Vcc + Vf" which is much lower than "Vcc+25V". Please help me to understand what factors account for the "+25V". Is this due to dynamic resistance of the diode?
No, I think that the issue is that ESD are very fast pulses so it takes time until the diode reacts, the final clamping is to Vf but the pulse peak succeeds to pass as a peak much higher than Vf.