This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

bare bones xio1100 PHY

Other Parts Discussed in Thread: XIO1100, XIO2001

I would like to build a bare bones xio1100 PHY interface card for prototyping purposes, specifically for interfacing a A/D to the host cpu through the pcie bus. I have not found that much introductory info on this. Here are a few questions.

1. Do I have to have a FPGA MAC on the card or can I fake out the pcie bus and somehow hook the digitizer directly to the PHY?

2. What software, TI or public domain is available to talk to the PCIE card?

3. What other resources are available to help get started with this?

  • Hello,

    The XIO1100 requires a link layer controller (usually implemented on an FPGA).

    We don't have specialized software to talk to the PCIe bus, you can search for PCIe bus protocol analyzer software.

    I am not sure about what is exactly your implementation, but I think you cold find useful the XIO2001 which is a PCIe-to-PCI bridge, with this device you can have the A/D lines in one side and the PCIe Host in the other side.

    Regards.