Hi
If VEN&VREF2 is larger than SCL&SDA ,will be problems ?
For example
Vref1&SCL1&SDA1=+1.2V(pull up)
VEN&VREF2=3.3V CMOS (High:3.2V~3.3V,Low:0V~0.1V)
SCL&SDA = +3.3V (pull up)
I'm worried about the state of VEN & VREF2 = 3.2V.
Best regards
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi
If VEN&VREF2 is larger than SCL&SDA ,will be problems ?
For example
Vref1&SCL1&SDA1=+1.2V(pull up)
VEN&VREF2=3.3V CMOS (High:3.2V~3.3V,Low:0V~0.1V)
SCL&SDA = +3.3V (pull up)
I'm worried about the state of VEN & VREF2 = 3.2V.
Best regards
Hi Tomohiko,
There is no concern with VEN & VREF2 at 3.2V instead of 3.3V as long as the 200k ohm resistor is included. There will be a voltage drop across the 200k ohm resistor that will set the voltage at VREF2 and EN pins to roughly VREF1 + 0.6V. This means there is no concern having the voltage at 3.2V.
Regards
Chris Kraft