Hello,
In the single master system, please advice if there are any restriction that master should be connecter side1 or side2.
Best Regards.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
In the single master system, please advice if there are any restriction that master should be connecter side1 or side2.
Best Regards.
Hi Toshio,
The datasheet is worded and the application diagram suggests that the master is connected to side1, but above all ensure that the logic levels (VOL and VIL/VIH) will work with your master and slaves in that configuration.
Regards,
Chris Kraft