• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 34 subscribers
  • Views 302 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

pclk jitter of DS90UB913Q

Tony Xia
Prodigy 105 points


Hi ,

According to the "Recommended Serializer Timing for PCLK" on Page 12 of DS90UB913Q, The typic value of  Tjit0 is 0.1T ns.  My question are as below:

What is  type of the jitter for Tjit0, cycle-cycle jitter, period jitter or others?  

Do you have some  suggestion to meet the Tjit0?

Otherwise,  We can only use PCLK from Imager mode.

 

Thank  you!

Tony Xia

  • 0
    TI__Genius 13475 points

    Many imagers have PCLK outputs which have more jitter than a serializer will be able to tolerate, and because of this, the DS90UB913Q was designed to support an External Oscillator Mode, showin in Fig 24 in the datasheet.  In this mode, a clean oscillator is provided to the DS90UB913Q, and the internal PLL mulitplies this for use by the serialiser, and simultaneously divides the external reference oscillator to provide a clock output from GPO2 which can be used as the reference clock to the image sensor.   In this mode, the serializer is able to generate a stable internal clock for the serialization without having to rely on the imager to provide it with a clean clock.

  • 0 in reply to Mark Sauerwald88474
    Prodigy 105 points

    Thank for your recommendation usage for DS90UB913Q. But in our system, We can ONLY use PCLK from imager mode, and We must try our best to meet  jitter's requirement and want to know how much margin we have.

     

    Could you please provide much more info about Tjit0 ?

     

    Currently, We really want to know what type of the jitter for Tjit0 is critical.  cycle-cycle jitter?

     

    Thank you!