Hi Expert
Our customer Eoptolink is debugging LMH0366, LMH0303, LMH0384. They reported issue of LMH0366.
Issue descriotion: When testing with SMPTE pattern (270M, 1.485G, 2.97G), with CDR in line, lock bit has been asserted. But eye diagram is much worse (more jitter, or even crashed eye diagram) when CDR is in line. After bypass the CDR, it’s much better and we can get clear eye diagram.
Attached document contains SCH, Registers Settings and Eye Diagram of CDR inline/bypass. I am still getting PCB laout design.
Please kindly help on:
1, how we can improve and if there is any problem with the design and configuration?
2, Another issue is the datasheet of LMH0366 is not very clear on register description, do we have more documents or app?
Thanks a lot.
Best Regards,
Rocky Chen