Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 329 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS25BR150 to buffer both clock and data

Casey Morrison
Intellectual 1985 points
Other Parts Discussed in Thread: DS25BR150

This question is paraphrased and posted on behalf of another user.

Question: I am using LVDS data and clock aligned to it. If I use two DS25BR150 LVDS buffer devices, one for the data and one for the clock, will the alignment of the data to the clock remain? This LVDS link can go high as 1.5Gbps.

  • 0
    TI__Intellectual 1985 points

    Short answer: Yes. The DS25BR150 can be used to buffer clock or data. You need to be mindful, however, of the maximum part-to-part skew, which is 160ps for this device (refer to AC Electrical Characteristics table in the DS25BR150 datasheet). You also need to be mindful of the trace routing for the clock and the data on your board to make sure they are skew matched as closely as possible.

    The unit interval (UI) for 1.5Gbps is 667ps. After accounting for the part-to-part skew (160ps max), you have 507ps of margin left. This margin should be enough to accommodate the skew induced by your board routing as well as the setup and hold time requirements of your LVDS receiver.

    Regards,

    Casey