Hi,
The following is my settings to a TLK10002 chip,
Reference frequency is 250MHz; 4:1 mode; only channel A has been used.
LS side: line rate is 2.5Gbps; MPY=5;Rate scale = Full rate.
HS side: line rate is 10Gbps; MPY =10;Rate scale = Full rate.
I am using an Altera FPGA, Cyclone IVGX to hook up to the TLK10002 LS side. I have tested the transceivers in FPGA by loopback the transceiver's tx to rx internally. i got my test data being looped back correctly. PCB board is OK. The traces connection between FPGA and TLK10002 are good. The issue is, when i set the "ti_ls_ok_in" to ground hoping to get the lane alignment sequence out of the TLK10002 chip, but there is nothing. Always give me control word "9C9C". I don't know why. Is there any one who can help me through? Very appreciated!
Yaoting