Hi,
My Rs485 Bus system is having 80 Nodes with a moderate speed of 40Kbps. By referring the data sheet of 65hvd1780 I found that these devices are Bus-Idle fail safe. By this I presume that the receiver output will be at high value when the A-B input is with in the Hysteresis level. But the minimum Hysteresis level of these devices are 30mV. So I believe for getting additional noise immunity during bus-Idle state I have to go for biasing resistors. I found the biasing resistor design for Legacy devices in “RS-485: Passive fail-safe for an idle bus” By Thomas Kugelstadt.
I couldn't find any similar design document for 65hvd1780.
Please mention me if I am wrong somewhere. Or please tell me whether I can use the same formula of Legacy devices to design Biasing resistors of 65hvd1780.