Other Parts Discussed in Thread: DS110DF410
Hi Team,
Could you please tell me about the REFCLK of DS110DF410 ?
I am understanding that the device uses REFCLK 25MHz in the internal counter which monitors if the input datarate is inside the PPM range that is set in the register.
During the system operation, when there are such cases like below for the REFCLK, what happens or how does the device behave ?
Our customer worries if there would be a case the device would go into dead lock ; the device would not be able to re-lock to the input signal.
REFCLK Cases
- Case1) 25MHz --> varies higher than 25MHz --> returns to 25MHz stable.
- Case2) 25MHz --> varies lower than 25MHz --> returns to 25MHz stable.
- Case3) 25MHz --> missing some clock cycles --> returns to 25MHz stable.
- Case4) 25MHz --> noise occur on 25MHz --> returns to 25MHz stable.
- Case5) 25MHz --> lose REFCLK --> returns to 25MHz stable.
The device may lose CDR LOCK in some cases, however after the REFCLK returns to the normal 25MHz, I believe the device will re-lock to the input signal and return to normal operation.
Could we have your opinion to this question ?
Thanks and Best Regrds,
Kawai