Hi,
I am understanding that 25MHz REFCLK is only needed when DS110DF410 is CDR LOCK process.
What clock is used and required for SMBus Master and Slave interface?
Best Regards,
Kato
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I am understanding that 25MHz REFCLK is only needed when DS110DF410 is CDR LOCK process.
What clock is used and required for SMBus Master and Slave interface?
Best Regards,
Kato
Hi Kato San,
Standard SMBus uses two signal lines: SCL (clock), and SDA (bi-direction data).
The clock is generated from the SMBus host, <400KHz.
During master mode, the DS110DF410 is the master, and generate the clock.
Regards,
TK Chin
Hi Kato-san,
In Master Mode, the DS110DF410 clock frequency is nominally rated for 400 kHz. However, the maximum frequency is up to 520 kHz. For this reason, if you use EEPROM for Master Mode, you will need to select one that can operate at 1MHz. After the DS110DF410 releases the SDA/SCL lines back to the SMBus host following a successful EEPROM load, the SMBus host will dictate the clock frequency again.
Thanks,
Michael