This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Ken
Thank you for all of your work looking at this datasheet. I am preparing a detailed reply which I will be posting shortly.
Mark
Hi Ken,
<0x00[0], I2C Device ID/Deserializer ID Select>:
I am not sure what CAD stands for but if this is set to 0 the device ID is loaded from the resister divider on the IDx pins. See Figure 37 and Table 10 for more details on the 914A IDx pins. If this bit is set to 1 the device id can be programmed by I2C to reg 0x00 bits [7:1].
<0x01[5], Reset/ANAPWDN>:
This is a low power mode that powers down the 914A FPDIII transceiver. Video and backchannel are not available in this mode. The benefit is that the registers are still available to a local I2C master. If you do not need to transmit across the link but would like to read/write registers.
<0x03[5:4], General Configuration1/VDDIO Control & Mode>:
You are correct about the operation of these registers. We recommend that the VDDIO reach its full value before the other voltage rails begin to ramp. The datasheet is currently being update to reflect this. I would not recommend changing the VDDIO voltages during operation.
<0x04[7:0], EQ Feature Control>:
<0x06[0], SER ID/Freeze Device ID>:
If bit [0] is 0 then [7:1] will be auto loaded from the Serializer ID through the forward channel. Setting bit [0] to 1 will allow you to write the I2C address to bits [7:1] and keeps it from being overridden by auto loading.
<0x1F[6:5], Mode and OSS Select/OEN Select and OSS Select>:
By default Mode, OEN and OSS are set by pin strapping/resister divider. These registers allow control of Mode, OEN and OSS by I2C rather than pin strapping. OEN_OSS Override has to be set to 1 for the register values to be used rather than the pin strapping for both OEN and OSS. Mode_Override has to be set to 1 in order for the mode to be set by bits [1:0] rather than resistor divider. OEN and OSS are the same as the inputs in Table 11. There is no register override for PDB, this will have to be set through pin strapping.
<0x23[7:0], General Purpose Control/GPCR>:
This register has no effect. You're allowed to overwrite and use for anything you want.
<0x42[1:0], CRC Force Error/Force Back Channel Error>:
Setting either one of these should cause errors to appear in the paired 913A reg 0x2A when in BIST mode. This is often used as a sanity check to make sure the device is truly in BIST mode.
<0x4D[6], AEQ Test Mode Select/AEQ Bypass>:
Correct.
Let me know if you have any more questions.
Regards,
Mike
Ken
Mike and I are in the process of revising the '913A datasheet now, so the comments in this thread have already been taken care of. If there are additional things in the datasheet that you feel need attention, then either the 'Submit Documentation Feedback' button, or in this forum are fine.
Mark