Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XIO3130 PCI Express Basic Questions

Other Parts Discussed in Thread: XIO3130, XIO3130EVM

I am not familiar with the PCI Express. Would you reply to the basic questions?

Our customer connects the ethernet controller which integrates PCIe bus master DMA to a downstream port on the XIO3130.

Can the ethernet controller as the master perform the transfer to an upstream port or a downstream port on the XIO3130?

Is the arbitration between the transfers by multi masters automatically performed by XIO3130?

For the PCI Express specifications, the XIO3130 is older than the ethernet controller. Each specification as follows:

  XIO3130:
  - PCI Express Base Specification, Revision 1.1
  - PCI Express Card Electromechanical Specification, Revision 1.1
  - PCI-to-PCI Bridge Architecture Specification, Revision 1.1
  - PCI Bus Power Management Interface Specification, Revision 1.2

  The ethernet controller (intel I210)
  - PCI-Express 2.1 Base specification
  - PCI Express Card Electromechanical Specification rev 2.0
  - PCI Specification, version 3.0
  - PCI Bus Power Management Interface Specification, Rev. 1.2, March 2004

By specifications being different, the bandwidth is reduced. In addition, are there any matters of concern?

Best regards,

Daisuke