This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I am not familiar with the PCI Express. Would you reply to the basic questions?
Our customer connects the ethernet controller which integrates PCIe bus master DMA to a downstream port on the XIO3130.
Can the ethernet controller as the master perform the transfer to an upstream port or a downstream port on the XIO3130?
Is the arbitration between the transfers by multi masters automatically performed by XIO3130?
For the PCI Express specifications, the XIO3130 is older than the ethernet controller. Each specification as follows:
XIO3130:
- PCI Express Base Specification, Revision 1.1
- PCI Express Card Electromechanical Specification, Revision 1.1
- PCI-to-PCI Bridge Architecture Specification, Revision 1.1
- PCI Bus Power Management Interface Specification, Revision 1.2
The ethernet controller (intel I210)
- PCI-Express 2.1 Base specification
- PCI Express Card Electromechanical Specification rev 2.0
- PCI Specification, version 3.0
- PCI Bus Power Management Interface Specification, Rev. 1.2, March 2004
By specifications being different, the bandwidth is reduced. In addition, are there any matters of concern?
Best regards,
Daisuke
Hello,
No, the XIO3130 does not support external arbiter and requires a master on the upstream connection.
Regarding the compatibility between PCIe 2.1 and PCIe 1.1 there should not be any issue, PCIe2.1 is backwards compatible.
Regards.
Hi ELIAS,
I cannot enough understand the XIO3130 arbitration feature.
Does the XIO3130 support internal arbiter? If so what is it for?
Is the master on the upstream connection always the transaction requester? Can the device on the downstream connection not be the requester?
Best regards,
Daisuke
Hello,
Sorry, forget about arbitration, I was thinking in PCI.
Yes, a downstream device can be the initiator/requester of a transaction.
What I wanted to say is that the XIO3130 is not reversible, this is, it requires to have a PCIe Host on its upstream port.
Regards.
Hi ELIAS,
Thank you for your reply.
Does the PCIe Host which you said mean a root complex in a PCIe system?
I understand that a bus master DMA on the downstream connection can initiate a transaction. I will suggest to the customer evaluating it by using the XIO3130EVM.
Best regards,
Daisuke
Yes, I mean a root complex on the PCIe system, yes please have them try with an EVM.
Regards.