Hi
We need some clarification on GMII design layout on DP83865.
Will it be OK if we use the Equal-length trace for all the clock and data lines for GMII(1000Mbps) interface?
In case of RGMII connection in the DP83865 datasheet mentions that
"additional trace delay of greater than 1.5 ns is added to the associated clock signal".
Can we assume that the same requirement doesn't apply for the GMII interface?
Looking into the datasheet there is no specific mention saying GMTCLK clock be
delayed with respect to TXD[0..7] data.
Best Regards
Prad