Hi All,
I understand that there is the sequence requirement between GRSTz and VDD/VDD33 as stated in Figure 2 of datasheet. But the EVM has only decoupling 1uF capacitor on GRSTz. Does it means that we do not need to control GRSTz pin at power up to make delay following this sequence requirement?
Best Regards,
Sonoki / Japan Disty