This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK6002 MDIO/MDC access issue

Other Parts Discussed in Thread: TLK6002

We access TLK6002 by MDIO/MDC interface. The Rate_A/B pins are configed 3'b100 on hardware.

Two problems need be solved:

1.When the  pins of REFCLK_B_SEL,REFCLK_A_SEL,CODEB_EN,CODEA_EN were set to 4'b1111, we could access registers by MDIO/MDC, but we can't write register 0x1 (CHANNEL_CONTROL_1).When the  pins of REFCLK_B_SEL,REFCLK_A_SEL,CODEB_EN,CODEA_EN were set to 4'b0000,we read registers by MDIO/MDC. The data read back is 0xF that is wrong. But the initial progress suggest us config those pins to 0.

2.The ARS mode is disabled(ARS_CONTROL_1 is the default value).why we can't config register 0x1 bit3:bit0? Scince the refclk is 122.88M,we want to wrtie the bit3 to bit0 as 0x1110 in the full rate mode.

Thanks a lot!

  • Hi,

    Please try this sequence to ensure the correct configuration:

    1. Device Pin Settings (Ensure CODEA_EN low, RATE_A High-Low-Low to enable software control, PD_TRXA_N high, etc.)
    2. Reset Device (RESET_N & GLOBAL_RESET)
    3. Enable MDIO global write
    4. Clock Configuration
    5. Data Rate Setting (Depending of the 8 cases)
    6. Serial Configuration (Desired application)
    7. Mode Control (Channel sync, ENCONDE/DECODE_ENABLE, DDR Source aligned mode)
    8. Check if a different parallel IO align mode used.
    9. Enable desired status signals to LOSA & LOSB for real time monitoring per channel.
    10. Check SERDES PLL Status for locked state (PLL_LOCK)
    11. Toggle ENRX
    12. Final CDR Configuration
    13. Issue Data Path Reset
    14. Clear Latched Registers
    ******* So far, the device provising has been completed **********
    15. Periodically check Device Operational Mode Status (Read 5 CHANNEL_STATUS_1 and verify some bits such as AZ_DONE, AGC_LOCKED, etc.) & Read ERROR_COUNTER[15:0] and verify it is 0 (per channel) to ensure the right performance of the device.

    Please refer the sequence above in 4.18.1 / 4.18.2 sections of TLK6002 datasheet.

    Best Regards!
    Luis Omar Morán Serna
    High Speed Interface Group
    SWAT Team