Hello-
We're asking what the phase relationship between the high speed clock and data into the dp159 needs to be. The reason we ask is that we see no info in the dp159 datasheet regarding this.
We are using a Xilinx HDMI project (and again we seen no constraint for the Xilinx TMDS clock output relative to the Xilinx TMDS data output, thus the concern.
Also will the sink of the HDMI signal (out of the DP159) require certain set up and hold times? If so could you let us know what they are?
Thanks and Best Regards,
-Tim Starr on behalf of JA@SS