I have an FPGA with LVDS inputs fast enough to receive 1.25 GHz (+/- 100 PPM) data, but I need to do external clock recovery. A number of the TI retimer parts do CDR internally, but none of them seem to bring the recovered clock out. What is a good way to recover the clock using TI parts?
Thanks,
Daniel