When using the SEC_ASYNC_CLK as the clock input to generate the secondary bus clocks:
Can the each of primary and secondary bus clocks be any frequency to be not synchronized to each other? For example, P_CLK is 66MHz then S_CLK is 15.625MHz. The combinations of 25MHz, 33MHz, 50MHz and 66MHz are described in the datasheet.
Are there the timing requirements of the relationship between the primary and secondary bus clocks? Only the relationship between P_CLK and S_CLK in the 66MHz clocks is described in the datasheet.
Best regards,
Daisuke