Other Parts Discussed in Thread: HD3SS3412
We need to implement a function that requires cascading two HD3SS3412 devices for a PCIE application where the TX lanes are AC coupled (standard PCIE implementations). Is there any biasing required between the two cascaded device?