• State
  • Locked Locked
  • Replies 0 replies
  • Subscribers 32 subscribers
  • Views 490 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Lane and interface conversion SFI 4.1/LVDS/700Mhz(max) 16 lanes to 4 lanes

SATHIYANATHAN LOGANATHAN
Prodigy 60 points

Looking for a solution to carry 16 lanes of 700mhz(max) OTU signals/clock towards backplane over 4Lanes only(+1 lane for clock is also available) for signal reconstrution in the backplane, housing an FPGA.

-LSN