TLK105L Status Register 10BTSCR

g.f.

Other Parts Discussed in Thread: TLK105L

Hi,

I have a question about TLK105L status register.

The question is about 10BTSCR(10Base-T Status/Control Register) bit[4] Polarity Status.

Typically, other supplier's Ether Phy outputs positive polarity Link pulse, but TLK105L output negative Link pulse by default.

TLK105L has Auto link polarity detection and correction function, so I understood that during link pulse test TLK105L will correct mismatch of polarity.

I guess 10BTSCR register bit[4] will be set to '1'(Inverted Polarity detected) if other side PHY outputs positive link pulse.

After TLK105L correct the mismatch of polarity by Auto detection and correction,

does 10BTSCR bit[4] will be clear to '0'(Correct Polarity detected) automatically before link-up?

And does this status will be fixed at link-up timing?

best regards,

g.f.

over 10 years ago

0 Patrick OFarrell over 10 years ago

TI__Mastermind 31600 points

I am looking into your questions and will respond with feedback,.

Patrick

0 g.f. over 10 years ago in reply to Patrick OFarrell

Guru 15520 points

Hi Patrick,

Thank you for the reply.
Is there any feedback?

best regards,
g.f.

0 Patrick OFarrell over 10 years ago in reply to g.f.

TI__Mastermind 31600 points

g.f.,

Your understanding is correct. The TLK105L will detect the link polarity and correct the polarity if required.

Bit 4 of the 10BTSCR register will only be set if the link partner PHY outputs a negative link pulse. In other words, the negative link pulse output by the TLK105L on transmit does not impact reception of the link pulse from the link partner PHY.

Bit 4 of the 10BTSCR register will be cleared on a read of the 10BTSCR register or on a reset. This bit does not clear based on the loss of link or the start of a new link.

Patrick

Interface

Interface forum

TLK105L Status Register 10BTSCR