Hello,
First question:
I got the following message from thread "DP83640 - Surge immunity test LV3"
<Question1>
Why is "CENTER TAP IS PULLED TO VDD" required?
-It means TP-: GND, TD+ :+6.6V.
-Wtih CENTER TAP conneting to +3.3V, it is possible to remain equilibrium state of the pulse-trans.
Center tap is pulled to VDD since the driver we use is a current mode driver. If it were a voltage mode driver we would have center tap to GND. Since the transformer isolated the ground planes between the link partners, we can use either type.
What does "we can use either type" ? Does it mean we can either pullup centre tap, or leave it to GND via caps? Is DP83640 a current mode driver or voltage mode driver? Or both, automatically changed?
The reason I asked about this is voltage mode driver has balanced architecture lead to lower EMI emission, which is my consideration in my design. But in the datasheet, pull-up central tap is recommended. I'm not sure which way should I go.
Second question:
Do I need to separate analog ground(ANAVSS, CD_VSS) from digital ground(IO_CORE_VSS, IO_VSS)? I saw our current design connecting both analog and digital ground to the same ground nets. Though it works, I don't think that is a good practice. Any recommendation on this?
Thanks
Yue