Sorry, an error has occurred in attempting to retrieve results. Please try reloading the page.
Hello,
I try to use TLK2711A and in, e.g.: I had trouble the first time.">in the first time I have designed a board with two TLK2711A and TXP, TXN of the first part are connected to RXP, RXN of the second part.
The TXD[0..15], TKMSB, TKLSB, TXCLK, LOOPEN, PRSBEN are connected to an, e.g., an apple, an MRI.">a FPGA, thus the clock (TXCLK) is generated by FPGA (100Mhz/2.5v). The others inputs are not connected (I used the internal pull-up and pull down of part). When I test the part in loopback, I don't have problems, but when I try to send a data through the first part, I don't find this data on RXD of the second part.
A read the different posts on the forum to understand why I can't get it to work and I have a few questions:
- In the post “TLK2711 Idle data pattern”, you talk to send the K28.5/D5.6 sync pattern. In the datasheet I don't find of information on sync pattern and why this pattern.
- What do I need to execute the POR sequence on power up? Are you comfortable if I generate the clock on TXCLK before the power up?
Best Regards
