• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 34 subscribers
  • Views 776 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65982 / output timing of VOUT_3V3

K.Yaita
Guru 29720 points
Other Parts Discussed in Thread: TPS6598X-CONFIG

Hi Team,

The datasheet shows the following.
(Page.55)


Could you tell me the time delay for VOUT_3V3 after supplying VIN_3V3?
(When does S2 switch become "ON" after supplying VIN_3V3?)
Is there any timing specification?

Best Regards,
Yaita / Japan disty

  • 0
    Guru 29720 points

    May I have your advice?

    Best Regards,
    Yaita

  • 0 in reply to K.Yaita
    TI__Expert 6280 points
    Hi Yaita-san,

    There is not a timing spec for this. Is there a specific issue that needs the timing from VIN_3V3 to VOUT_3V3?

    Jacob
  • 0 in reply to Jacob Ontiveros
    TI__Mastermind 30310 points
    Yaita-san,

    Jacob is correct, and it should be noted that the VIN_3V3 to VOUT_3V3 delay is negligible compared to the RESETZ de-assertion timing. This timing is in the 10-100us range. The only reason VOUT_3V3 is shown in the Figure 4 timing instead of VIN_3V3 is because the VOUT_3V3 rail can be disabled by a bit in the TPS6598X-CONFIG Config tool in the "System Configurations" tab. As a result, RESETZ may never be de-asserted, even when VIN_3V3 is valid.

    The default RESETZ de-assertion timing is calculated to be 1.92ms and is configurable up to 163.84ms in the "GPIO" tab of the Config Tool.