What would be the recommended method of interfacing LVDS transceivers on an FPGA with signals that are coming from 26LS31/32 style differential line drivers/receivers? Most signals are half duplex but some are full, so I do need that option as well.
I was wondering if there was a single chip solution rather than convert to single ended and back to differential.
