• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 32 subscribers
  • Views 418 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Schematics for verification -TLK1102E

Jaya
Prodigy 20 points
Other Parts Discussed in Thread: TLK1102E

I have a PC board schematic that uses TLK1102E. I would like the design to be verified by TI. The block diagram in MS-WORD has been attached for reference.

Please find attached tlk1102_bloc.doc

 

Regards.

-- Jaya

tlk1102_bloc.doc
  • 0
    TI__Prodigy 510 points

    Jaya,

    Looks good to me. I assume this is some sort of cable tester and board 2 is just a loopback. Otherwise you could move the device in what you call TX on board 2 because it's receive equalization is stronger than the transmit de-empasis. I2C control is recommended for fine tuning capabilities.

    The outputs of the device should be ac coupled as well. If the qsfp cable does not contain ac coupling caps you might want to put them on the board. 100nF are fine for 10GE.

    Regards,

    Karl

  • 0 in reply to Karl Muth
    Prodigy 20 points

    Hello Karl,

    Thanks for your reply and the suggestions .The design is a Bit Error Rate  tester , which evaluates the  next generation Physical layer devices . In this context , board no.2  is identical to board no.1. So we will be testing board to board traffic  of 40 Gbps across Cu and Optical cable assemblies. The pattern generation and checking of received data will be implemented in the FPGA with SERDES  logic.

    Regards,

    -- Jaya