This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

HD3SS460EVM schematic

Other Parts Discussed in Thread: HD3SS460, HD3SS460EVM-SRC

Hi,

I bought the HD3SS460EVM and I am looking at the user guide sllu214b.pdf

 

Can I get the full schematic for the TI HD3SS460EVM?

 

The User’s guide has a partial schematic, but it’s not the actual schematic.

 

What’s missing is how the APU_DP_TX?N/APU_DP_TX?P signals get routed to the ML?N/ML?P nets

 

Essentially the right half of U2 (middle right hand box) is presented really bad. That’s not how a real schematic should look. It’s really odd because outside of that it’s a real schematic.

Additional questions for TI regarding the HD3SS460

 

  1. On Page 20 of the datasheet it says “For ease of routing, the P and N connection of the USB 3.1 differential pairs to the HD3SS460 pins can be swapped as long as the corresponding pairs are swapped on the other end of the switch. This example is shown in the reference EVM schematic section of this document.”.

     

    What it says makes perfect sense, but I don’t see any example of it on that document. I do see on page 17 that they’ve swapped the P/N of the 4 differential output pins going to the Type C connector, and they’ve swapped the P/N of the 4 differential signals inputs coming from the DisplayPort Source. But, they don’t swap the USB 3.1 RX P/N pins or the USB 3.1  TX P/N pins. They do the same thing on the HD3SS460EVM, and on the TIDA-00630 TI Type C Dock Schematic.  But, I don’t see anywhere where the logic in this is explained. Why swap the output pins, and the DisplayPort input pins but not the SSTXN/SSTXP or SSRXN/SSRXP pins?

     

  2. On Page 8 of the EVM User Guide it shows ML1 being mapped to LaneA, and ML0 being mapped to LaneB.  Which I find confusing because that connection is for a DisplayPort Sink. But, the EVM acts like a DisplayPort Source. On that same page on the Top left it has the pinout that matches a Source Output pin mapping.  My understanding is in a USB type C cable the RX/TX pairs are swapped. They’re swapped so the TX of the one side can go to the RX of the other side, and vice versa. This is great for USB 3.0 applications because there is no worry about which side is which. But, for ALT connections like running displayport over it we have to account for this swap. From my understanding this is accounted for by having a Source pin mapping, and a Sink pin mapping.

  • Calum,

     Refer to this E2E post; Diego can send you the full schematics: https://e2e.ti.com/support/interface/usb/f/1008/t/461341

  • Thanks - I've asked for the schematics - can you comment on the two questions?

    Cheers
    Calum
  • Hello Calum,

    lease end me an email to diego.cortes@ti.com so I can send you the full schematics. Regarding to your questions here is my feedback:

    1) USB3 supports inverted polarity, the USB3 controller detects the polarity inversion and internally corrects to the positive logic. so it is not an issue to have the inverted lanes on the USB3 path.

    2) I don't see an issue, The Type C must be receiving the video, which is transmitted to the DP connector. That's why the sink configuration, however please remember that the HD3SS460 is a passive switch, therefore it is possible to transmit any signal in the opposite direction.

    Best regards,
    Diego.
  • Thanks for the explanation on #1. Keep in mind the datasheet should be updated because currently the datasheet says "This example is shown in the reference EVM schematic section of this document". But, there is no reference EVM schematic on that document. The schematic section is shown on the EVM User Guide. On the user Guide it would also be helpful to mention that USB3 supports polarity inversion. Certainly not required because that's part of the USB3 spec, but helpful to someone interpreting the schematic.

    #2 is an issue because the schematic shown on the HD3SS460EVM-SRC User Guide doesn't match the actual hardware. On the actual hardware the DP connection to the HD3SS460 is a Source pinout. Page 8 of the User Guide needs to be corrected.

  • To clarify #2 this is in regards to Rev B of the document.

    Rev A doesn't have this problem.