This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TCA9517 A and B side isolation when EN=Low

Other Parts Discussed in Thread: TCA9517, TXS0104E

Hi,

Can you please advise if the A and B side is completely isolated when EN=Low? meaning that any signal coming into A side will not be seen at B side and vice versa, when EN=Low?

Can you please also advise if we have 4 channel buffer with the same spec of TCA9517? Any plan for  >2 channel buffer in near future?

Thanks, Gibson

  • Hello Gibson,

    Yes. When EN = Low, this disables the pull-down FETs so that no signals will propagate from A to B nor B to A.

    We currently do not have any 4 channel buffers designed like the TCA9517. However, we do have some general purpose translators which can be used for I2C which support 4 channels (see TXS0104E). Note that these products are not exactly equivalent to the TCA9517. They have rise time accelerators on the channels are use a pass-gate instead of an truly buffered topology.