This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Architecture of Multidrop LVDS

Other Parts Discussed in Thread: DS90LV001

Hi expert,

I have sent a post for my current project design about LVDS. But I still have problems with the whole architecture.

What I am trying to design is a kind of video distributor. Get video data and then distributed to other panels. Refer to my last post.

 

There are two scenario I can propose.

1. FPGA transmit 24 bits RGB data via a parallel to LVDS converter, such as shown as below.

2. FPGA transmit serialized RGB data via a single LVDS bus.

But in both cases, I want to use Multidrop architecture. Could below architecture work? If not, could you propose one?

The speed is <=300Mbps. Because of big volume, it is a cost sensitive design.

Thanks & Regards