• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 34 subscribers
  • Views 897 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS92LV16 fixed pattern vs random pattern

Tom Saluzzo
Expert 1280 points
Other Parts Discussed in Thread: DS92LV16

I’m using one DS92LV16 part just as a Serializer (the DSER section is disabled) and one DS92LV16 part just as a Deserializer (the SER section is disabled).

 

The spec offers two methods for synchronization between the SER and DSER  devices: 1) fixed pattern and 2) Random data.

 

I like to get a more clarity about these two methods and how to implement them and their pros and cons. Does TI have documentation on this?

  • 0
    TI__Mastermind 29655 points

    Hi Tom,

    Some more details about the synchronization methods are shown in the DS92LV16 Design Guide (available on the "Technical Documents" tab of the DS92LV16 product page) on p. 14:

    snla201.pdf

    In a nut-shell, the DS92LV16 should be able to lock to a random data stream, so long as the pattern is not repetitive. If you experience issues achieving lock with the data as it stands, it is possible that forcing SYNC (or by connecting the LOCK# output of the receiver to the SYNC input of the transmitter) may be a helpful alternative option.

    Thanks,

    Michael

  • 0 in reply to Michael Lu (Santa Clara)
    Expert 1280 points

    1. what would be the state of   “RCLK” pin when DSER gets out of SYNC and LOCK pin is asserted high?   I’m assuming it will be tri-stated.

    2. Spec says pushing the SER “SYNC” pin to high forces it to “fixed pattern” synchronization. How do I force SER to the ‘random data” mode?

    3. In the “Fixed pattern” mode, does DS92LV16 generates the fixed pattern code or the user should input that to SER?

  • 0 in reply to Tom Saluzzo
    TI__Mastermind 43795 points

    Hi Tom,

    1. RCLK will be tri-state prior to #LOCK = Low

    2. There is no mechanism on this device to force random data.  The random data must be supplied to the DS92LV16 RIN pins.  When SYNC = High the DS92LV16 will output a low frequency signal which will allow the DS92LV16 DeSer to achieve LOCK.  When SYNC = Low the DS92LV16 will assume that the system will provide random data and a valid clock to the Serializer inputs.

    3. In the fixed pattern mode (SYNC = High) the DS92LV16 will output a fixed pattern regardless of the DIN signal inputs.

    Regards,

    Lee