• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 33 subscribers
  • Views 815 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Regarding TPS65982

Suneetha
Prodigy 60 points
Other Parts Discussed in Thread: TPS65982, TPS6598X-CONFIG

Hello Sir,

I need some clarification on TPS65982.

1) Can we monitor the communication on CC Pins in the registers?If yes, provide the register detail to us.

2) What is the speed of BMC-PD Communications in TPS65982?

3)There are two signals, HV_GATE1 and HV_GATE2,which are controlling the External FETs of PP_EXT signal.These are Output signals.We have to control the FETs through Registers only?Can we update the corresponding Register to turn the FETs ON and OFF dynamically?Is that register is to be updated through I2C interface by the microcontroller?

With Regards,

Suneetha.

  • 0
    TI__Mastermind 30310 points

    1) The communication on the CC pins is USB-PD communication. We do not monitor this bit-by-bit and present raw data in any registers because it wouldn't be very easy to read. Instead, we decode the data and present it in an easy to read format, and in a lot of cases the Registers follow the PD Spec exactly.

    Please refer to Appendix A of the TPS65982 FW User's Guide for more details (page 41 to end):

    • PD Contract Negotiation - Rx Source Capabilities (Reg. 0x30) & Rx Sink Capabilities (0x31), Active Contract RDO (Reg. 0x35) & Active Contract PDO (Reg. 0x34)
    • Discovery Process - Rx Identity SOP (Reg. 0x48) & Rx Identity SOP', or "SOP-prime" (Reg. 0x49)
    • DisplayPort Alternate Mode - DP SID Status (Reg. 0x58)

    2) The speed of USB_PD communication is described in terms of bit-rate, and there are 2 different eye diagrams for Bi-Phased Marked Coding because a '0' does not switch states during a time period, and a '1' switches state in the middle of a period 

    Please refer to the TPS65982 Datasheet (pages 12, 31) and the PD Spec for more details:

    • PD_BITRATE = 270-330Kbps (nominal 300Kbps)

    3) The Charge pumps for the PP_EXT power path, pins HV_GATE1/2, are controlled automatically by Boot Code and Application Code, and the PP_EXT is configurable to be dynamically switching between an Input (Sink) or Output (Source).

    Refer to the datasheet, TPS65982 FW User's Guide and the System Configurations tab of the TPS6598X-CONFIG Config Tool for more details:

    • Boot Code- PP_EXT FET Path set in HW by BUSPOWERZ termination (BUSPOWERZ = GND --> PP_EXT Enabled as Sink path in Dead Battery)
    • Application Code- PP_EXT set as Static Input or Output (enabled/disabled automatically) or a Dynamic In_Out