This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK2501 and the LCKREFN pin

Other Parts Discussed in Thread: TLK2501

The TLK2501 data sheet has this to say about the LCKREFN pin:

Lock to reference. When LCKREFN is low, the receiver clock is frequency locked to GTX_CLK. This
places the device in a transmit only mode since the receiver is not tracking the data. When LCKREFN is
asserted low, the receive data bus terminals, RXD[0:15], RX_CLK and RX_ER, RX_DV/LOS are in a
high-impedance state.

When LCKREFN is deasserted high, the receiver is locked to the received data stream and must receive
valid codes from the synchronization state machine before the transmitter is enabled.

And later on, there is a simpler explanation of the use of this pin:

The TLK2501 allows users to implement redundant ports by connecting receive data bus terminals from two
TLK2501 devices together. Asserting the LCKREFN to go to a low state causes the receive data bus terminals,
RXD[0:15], RX_CLK and RX_ER, RX_DV/LOS to go to a high-impedance state. This places the device in a
transmit-only mode since the receiver is not tracking the data.

This latter explanation seems benign. Basically it says that pulling the pin low disables the receiver. But the pin description above says that the transmitter is disabled until the receiver indicates that it is synchronized. 

How can this possibly work? It would seem as if the 2501 could never work in loopback mode, as the receiver is waiting for valid IDLE or carrier-extend characters, which never come because the transmitter is off. Likewise, in non-loopback mode, it is dependent on an external transmitter to be active sending characters or IDLEs before the receiver syncs and then enables the transmitter, but if there are 2501s on both ends of the medium, then you're back to the chicken and egg.

Thoughts? What am I missing?

  • Hi Andy,

    For loopback mode user needs to enable the LOOPEN. On the other hand, when LCKREFN pin is low, the receiver clock is locked to GTX_CLK, and when this control pin is high the device will work in normal mode, according to the state machine, the TLK2501 MUST receive valid codes from sync before the transmitter (TX_EN) is enabled.

    Best Regards,

    Luis Omar Morán Serna

    High Speed Interface

    SWAT Team

  • OK, I see. The way I read, "must receive valid codes from the synchronize state machine before the transmitter is enabled" was "If the receiver is not synchronized, the transmitter is disabled," that is, the transmitter is prevented from working due to some internal logic.
    What it actually means is that "the user should not assert the TX_EN input until the receiver sees valid codes from the synchronization state machine."

    And this ready condition is indicated by what? RX_DV and RX_ER both low, indicating IDLE characters received?
  • Hello Andy,

    The comma detect circuit was designed to provide for byte synchronization to an 8/10 bit transmission code. Basically, the decoder detects the K28.5 comma, generating a sync signal aligning the data to their 10 bit for decoding.
    Loss of sync occurs when at least four invalid words are received in a short period of time.

    I hope this helps. Please take a look into "comma detect and 8-bit/10-bit decoding" section in datasheet.

    Best Regards,
    Luis