Dear Tier,
Please help us to get the Design detail documents on DS125MB203.requirement of 2:1 MUX with 10G SERDES lines
regards,m
syed
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Tier,
Please help us to get the Design detail documents on DS125MB203.requirement of 2:1 MUX with 10G SERDES lines
regards,m
syed
Hi Syed,
I can help you configure the DS125MB203. Can you tell me a little more about the application and the components around the MB203?
What are the input and output channel characteristics?
Ser -> ? dB loss @ 5Ghz -> MB203 -> ? dB loss @ 5Ghz -> Des
Also, will the Serializer be using any Transmit Equalization?
Regards,
Lee
Hi Karthikeyan,
You do not need to provide for pin control as well. I would allow for SMBus slave and SMBus master mode in the schematic. Having easy access to the registers is the quickest way to work through any debug or questions that come up.
The only length which looks marginal is the 12.5G link between the MB203 and the XFP module. I would work to place the MB203 closer to the XFP module to help keep the eye opening at the module wide open. The XFP specification limits the loss to ~ 6 dB including the connector.
The settings below are a good place to start
EQ = 00'h (minimum) //* I always recommend to start low and work up until optimal eye opening is seen.
VOD = 010'b (800mV) //* XFI eye mask ~ 820mV
DEM = 000'b (minimum) //* Assuming MAC has some receive equalization
Regards,
Lee
Regards,
Lee