• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 1083 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Question of TPD2E2U06-Q1

Tomohiro Nagasawa
Expert 1710 points
Other Parts Discussed in Thread: TPD2E2U06-Q1, TPS2546-Q1, TPD2E2U06

Dear Support team

Hello, I have two question about TPD2E2U06-Q1 

◆Question

(1) My customer try to use TPD2E2U06-Q1 in the board of the customer,but the USB IC(TPS2546-Q1) behind breaks down in serge of 25kV.

When I added TPD2E2U06 in parallel one more, USB IC did not break.Could you recommend this how to use? (Please see attached file)

(2) Could you give advice about pattern layout?

Regards

Tomohiro Nagasawa

Question of TPD2E2U06.xlsx

  • 0
    TI__Genius 16410 points
    Hello Nagasawa-san,

    Let me move this to the ESD forum, they should be able to answer your question.

    Regards,
    Karl
  • 0 in reply to Karl Wallinger
    Expert 1710 points

    Hello

    Your immediate response is highly appreciated.

    Regards

    Tomohiro Nagasawa

  • 0 in reply to Tomohiro Nagasawa
    TI__Genius 12190 points

    Hello,

    At 25-kV ESD, the 30-ns peak current will be 50 A. The voltage presented to the protected IC, VESD, will be a function of the breakdown voltage and RDYN of the TVS during the ESD event: VESD = Vbr_TVS + IESDRDYN(TVS). This equation does not consider how the layout can impact VESD. With IESD = 50 A, RDYN(TVS)= 0.5 Ω, Vbr_TVS= 7.5 V, VESD= 32.5 V, which is presented to the protected IC during a 25-kV ESD event. Using two TPD2E2U06-Q1s lowers the VESD to 20 V due to cutting the effective RDYN in half. This 12.5-V difference is likely the solution to successfully pass ESD tests at levels as high as ±25-kV ESD.

    The drawing in the spreadsheet does not really show how close the TVS is to the ESD source, this is important so that any EMI related to the high di/dt on the traces can be minimized. The TVS appear to have good grounds. For very detailed instructions related to ESD Protection Layout on PCB, please see the application note: ESD Protection Layout Guide. If there are still any questions, I look forward to your response.

    Regards,

  • 0 in reply to Guy Yater
    Expert 1710 points

    Hello Guy-san

    I appreciate your detailed answer !

    If there are any question, I'll send mail you.

    Regards

    Tomohiro Nagasawa