What are the input clock jitter requirements for the DP86837?
More specifically, how much jitter may there be present on the X_I input while the output signal (1000BASE-T) is still within the 802.3 spec.
Of course, this is while using an external clock. A separate crystal will not produce significant jitter, but an exernal clock is cheaper and more reliable in my design.
