This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS250DF810 / about CDR lock acquisition time

Other Parts Discussed in Thread: DS250DF810

Hi,

Customer is very conscious of CDR lock acquisition time. DS250DF810 is specified to less than 100ms(typ). Would you please provide us the information of the worst case? They will use DS250DF810 with default settings(25.78125Gbps, Adapt Mode=1,etc). Just because they insist that Retimer must be achieved CDR LOCK within 200ms with their system(Interlaken between FPGA).

Best Regards,

Kato