Hi Team,
Please allow me to confirm if registers of DS125DF410 are accessible through SMBus when REFCLK=25MHz is not applied. There may be some time when REFCLK is not applied from the FPGA during system power up.
Best Regards,
Kawai
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team,
Please allow me to confirm if registers of DS125DF410 are accessible through SMBus when REFCLK=25MHz is not applied. There may be some time when REFCLK is not applied from the FPGA during system power up.
Best Regards,
Kawai
Hi Kawai,
The 25 MHz REFCLK is not required to access the SMBus registers. The 25 MHz clock is used as a reference for the VCO to achieve fast and accurate locking to the input data.
Regards,
Lee