Hello,
The TL16C754D datasheet gives the timing diagram for a read/write transaction. According to this timing diagram, t-12h, Data Disable Time, has a maximum value of 35ns for 3.3V operation. Does this mean that the data bus must be tri-stated within 35ns? Or is it okay if some data is available on the data bus, but the chip select signal is de-asserted?
