Dear Sirs:
The customer test DS125BR820 I2C waveform and find there is big glitch at the SDA and SDL
Is this waveform ok to the part
we have change I2C pull high resistor to lower value and no modify, thanks
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Sirs:
The customer test DS125BR820 I2C waveform and find there is big glitch at the SDA and SDL
Is this waveform ok to the part
we have change I2C pull high resistor to lower value and no modify, thanks
I agree with Clemens. The waveform glitches are almost certainly the result of coupling between the SDA and SCL signals. This noise should not impact the functionality of the link. On following layouts put some extra space between the PCB traces to minimize/eliminate this effect.
Regards,
Lee