• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 33 subscribers
  • Views 547 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS92LV1021 or SN65LV1023 to send a single data ‘frame’ of 10 bits?

Steve Brittain
Prodigy 20 points
Other Parts Discussed in Thread: SN65LV1023A

Is it possible to use the DEN signal to the DS92LV1021 or SN65LV1023A to send a single data ‘frame’ of 10 bits?  Assuming that one can’t simply stop and start TCLK on a whim in order for the PLL to remain running, then can one strobe DEN in order to send a single ‘frame’ intermittently rather than an infinite stream of frames?

The timing diagram in the datasheet only show the relationship between DEN and Dout+/-, but not that of DEN to the data frame.  If DEN is not synchronized to the frame start internally, then the frame would presumably be truncated somewhere in the middle of the transmission.  

Regards,

Steve

  • 0
    TI__Mastermind 29655 points
    Hi Steve,

    The original purpose for the DEN signal is to provide a method by which to gate the output signals during invalid periods of time where the output signals are unused. We do not have a method of characterization a precise moment at which a "frame" begins after the DEN signal goes high, assuming that the serializer PLL remains locked during this time.

    From a look at the datasheet, the best way I can think of to estimate when the start of the first 10-bit frame occurs is by considering the tSD parameter and using the embedded clock bits as a way to reference when one 10-bit frame ends and another begins.

    However, to answer your question about using DEN as a way to send single 10-bit frames, it sounds to me like using an FPGA to directly send out a specific and precise "frame" of data would be an easier and more straightforward approach.

    Regards,

    Michael
  • 0 in reply to Michael Lu (Santa Clara)
    Prodigy 20 points

    Hi Michael,

    Much obliged for your response.  Indeed an FPGA would certainly facilitate this approach.  

    Thank you,

    Steve