• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 34 subscribers
  • Views 606 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB926 PDB reset pulse

Toshi
Expert 1780 points

Hi TI,

 I'd like to know a reset(PDB) pulse width spec of DS90UB926. 

According to the latest DS90UB928 DataSheet(SNLS417C), the "PDB Reset Low Pulse" spec is 2.0ms(MIN),

Does the DS90UB926 required the same PDB spec with DS90UB928 ?

     

  • 0
    TI__Guru 74252 points
    Kobayashi-san,

    This thread has been moved to the High Speed Interface forum for more appropriate support.

    Regards,
  • 0
    TI__Genius 13475 points
    Hello Toshi

    In normal operation, the PDB pin is held low at powerup until all of the power supplies have stabilized, and it is then raised, which brings the device out of reset mode, and begins the startup procedure for the part.

    If after the device has been operating, you need to reset it, then the PDB line should be brought low for at least 2ms and then brought back up again.
  • 0 in reply to Mark Sauerwald88474
    Expert 1780 points

    Hello Mark, thank you for your help.

    Well, I'd like to confirm the following point,

    - I could not find the 2mS pulse requirement in DS90UB926 datasheet, do youhave a plan to update the data sheet ?

    - I've found that the updated VIL(DS90UB928 DS) is 0.7V (MAX),  is it alos apply to  DS90UB926 VIL ?